M2001 Series 5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscillator







- Low cost oscillator series with jitter performance op-• timized specifically for Fibre Channel applications. CMOS, LVPECL, and LVDS versions available.
- Ideal for Fibre Channel, Storage Area Networks (SAN), and HDD Control

Ordering Information							
	M2001	1	5	т	L	Ν	00.0000 MHz
Product Series —							
Temperature Range							
1: 0°C to +70°C	2: -40°C to +8	5°C					
6: -20°C to +70°C	7: -0°C to +85	°C					
8: 0°C to +50°C							
Stability —							
3: ±100 ppm	4: ±50 ppm						
6: ±25 ppm	5: ±35 ppm						
Output Type							
F: Fixed	T: Tristate						
Symmetry/Output Logi	с Туре ———						
C: 45/55% CMOS	L: 45/55% LVE	DS					
P: 45/55% PECL							
Package/Lead Configu	rations ———						
N: Leadless Ceramic							
Frequency (customer specified)							

				-		r		
	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes	
	Frequency Range	F	53.125		125	MHz	CMOS	
			53.125		156.25	MHz	PECL/LVDS	
	Operating Temperature	TA	(See Ordering Information)					
	Storage Temperature	Ts	-55		+125	°C		
	Frequency Stability	∆ F/F	(See Ordering Information)				See Note 1	
	Aging							
	1st Year			±2		ppm		
	Thereafter (per year)			±1		ppm		
	Input Voltage	Vcc/Vdd	3.135	3.3	3.465	V		
	Input Current	Vdd/ldd			60	mA	CMOS/LVDS	
					100	mA	PECL	
s	Output Type						CMOS/PECL/LVDS	
Electrical Specifications	Load		15 pF				CMOS (See Note 2)	
icat			50 Ohms to	o Vcc -2 V	DC		PECL (See Note 3)	
scif			100 Ohm differential load				LVDS (See Note 4)	
Spe	Symmetry (Duty Cycle)		45	50	55	%	50% Vdd (CMOS)	
cal	(Per Symmetry Code)		45	50	55	%	Vcc -1.3 VDC (PECL)	
ctri			45	50	55	%	1.25 VDC (LVDS)	
Ele	Output Skew				200	ps	PECL	
_ I	Differential Voltage	Vo	250	340	450	mV	LVDS	
	Logic "1" Level	Voh	90% Vdd			V	CMOS	
			Vcc -1.02			V	PECL	
			1.375			V	LVDS	
	Logic "0" Level	Vol			10% Vdd	V	CMOS	
					Vcc -1.63	V	PECL	
					1.125	V	LVDS	
	Output Current		-4		+4	mA	CMOS	
	Rise/Fall Time	Tr/Tf			3	ns	CMOS @ 20/80%	
				0.35	0.55	ns	LVPECL @ 20/80%	
				.50	1.0	ns	LVDS @ 20/80%	
	Tristate Function		80% Vdd min or floating: output active 20% Vdd max: output disables to high-Z					
	Start up Time		5 ms					
	Peak to Peak Jitter (+/-)	Tj					@ BER 1E-12 (See Note 5)	
				10	15	ps	CMOS	
				15	20	ps	PECL/LVDS	

1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage, and aging.

See load circuit diagram #2.
See load circuit diagram #5.
See load circuit diagram #9.

5. See jitter test circuit in Figure 1.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

M2001 Series 5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscillator







Pin Connections

FUNCTION

Tristate/NC

Ground

Output

+Vdd

PIN


1

2

3

4

CMOS Output



0.047 (1.20) TYP

0.200

(5.08)

0.079 (2.00)

+


SUGGESTED SOLDER PAD LAYOUT

0.071

(1.80)


0.165

(4.20)



LVPCEL/LVDS Output


SUGGESTED SOLDER PAD LAYOUT



Pin Connections

PIN	FUNCTION
1	Tristate
2	N/C
3	Ground
4	Output1/ Q
5	Output2/ Q
6	+Vdd

Figure 1




MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

Revision: 11-17-06

Mtron PTI[®]

MtronPTI Lead Free Solder Profile



MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.